

Lecture 6

SystemVerilog HDL

Peter Cheung Imperial College London

URL: www.ee.imperial.ac.uk/pcheung/teaching/EE2_CAS/ E-mail: p.cheung@imperial.ac.uk

Lecture Objectives

- By the end of this lecture, you should understand:
 - The basic structure of a module specified in Verilog HDL
 - Commonly used syntax of Verilog HDL
 - Continuous vs Procedural Assignments
 - always block in Verilog and sensitivity list
 - Nets vs variables
 - The use of arithmetic and logic operations in Verilog
 - The danger of incomplete specification
 - How to specify **clocked circuits**
 - Differences between blocking and nonblocking assignments

Schematic vs HDL

Schematic

- ✓ Good for multiple data flow
- Give overview picture
- Relate directly to hardware
- Don't need good programming skills
- High information density
- Easy back annotations
- Useful for mixed analogue/digital
- \times Not good for algorithms
- \times Not good for datapaths
- \times Poor interface to optimiser
- \times Poor interface to synthesis software
- × Difficult to reuse
- \times Difficult to parameterise

HDL

- Flexible & parameterisable
- Excellent input to optimisation & synthesis
- Direct mapping to algorithms
- Excellent for datapaths
- Easy to handle electronically (only needing a text editor)

- \times Serial representation
- \times May not show overall picture
- \times Need good programming skills
- \times Divorce from physical hardware

SystemVerilog HDL

- Similar to C language to describe/specify hardware
- Description can be at different levels:
 - Behavioural level
 - Register-Transfer Level (RTL)
 - Gate Level
- Not only a specification language, also with associated simulation environment
- Easier to learn and "lighter weight" than its competition: VHDL
- Very popular with chip designers
- For this lecture, we will:
 - Learn through examples and practical exercises
 - Use examples: e.g. 2-to-1 multiplexer and 7 segment decoder

HDL to Gates

Simulation

- Inputs applied to circuit
- Outputs checked for correctness
- Millions of dollars saved by debugging in simulation instead of hardware

Synthesis

 Transforms HDL code into a netlist describing the hardware (i.e., a list of gates and the wires connecting them)

Physical design

Placement, routing, chip layout, – not considered in this module

IMPORTANT:

When using an HDL, think of the hardware the HDL should produce, then write the appropriate idiom that implies that hardware.

Beware of treating HDL like software and coding without thinking of the hardware.

System Verilog: Module Declaration

Two types of Modules:

- **Behavioral**: describe what a module does
- **Structural**: describe how it is built from simpler modules



module/endmodule: required to begin/end module

example: name of the module

System Verilog: Behavioural Description



System Verilog: Syntax

Case sensitive

e.g.: reset and Reset are not the same signal.

No names that start with numbers

- e.g.: 2mux is an invalid name
- Whitespace ignored

Comments:

- Il single line comment
- /* multiline
- comment */

Based on: "*Digital Design and Computer Architecture (RISC-V Edition)*" by Sarah Harris and David Harris (H&H),

System Verilog: Structural Description

Behavioural

module a	nd3(input	logic	a, b,	с,
	output	logic	y);	
assign	y = a & b	&с;		
endmodul	e			

<pre>module inv(input</pre>		logic	a,			
	output	logic	y);			
assign y	= ~a;					
endmodule						

Structural



System Verilog: Bitwise Operators



SysytemVerilog: Reduction Operators





System Verilog: Conditional Assignment





System Verilog: Internal Signals



а



Based on: "Digital Design and Computer Architecture (RISC-V Edition)" by Sarah Harris and David Harris (H&H),

S

System Verilog: Precedence of operators

Highest

~	NOT
*, /, %	mult, div, mod
+, -	add, sub
<<, >>	shift
<<<, >>>	arithmetic shift
<, <=, >, >=	comparison
==, !=	equal, not equal
&, ~&	AND, NAND
^, ~^	XOR, XNOR
,~	OR, NOR
?:	ternary operator

L____

Lowest

System Verilog: Number Format

Format: N'Bvalue

N = number of bits, B = base

N'B is optional but recommended (default is decimal)

Number	# Bits	Base	Decimal Equivalent	Stored
3' b101	3	binary	5	101
' b11	unsized	binary	3	000011
8'b11	8	binary	3	00000011
8'b1010_1011	8	binary	171	10101011
3'd6	3	decimal	6	110
6'042	6	octal	34	100010
8'hAB	8	hexadecimal	171	10101011
42	Unsized	decimal	42	000101010

System Verilog: Bit Manipulations (1)

If y is a 12-bit signal, the above statement produces:

Underscores (_) are used for formatting only to make it easier to read. System Verilog ignores them.

System Verilog: Bit Manipulations (2)



Based on: *"Digital Design and Computer Architecture (RISC-V Edition)"* by Sarah Harris and David Harris (H&H),

[7:4]

[7:4]

d0[3:0]

d1[3:0]

msbmux

[7:4]

y[3:0]

System Verilog: Floating Output Z





Note that Verilator does not handle floating output Z

System Verilog: Delays



- Delays are for simulation only! They do not determine the delay of your hardware.
- Verilator similator ignores delays it is cycle accurate without timing.



System Verilog: Sequential Logic

- System Verilog uses idioms (or special keywords or groups of words) to describe latches, flip-flops and FSMs
- Other coding styles may simulate correctly but produce incorrect hardware
- GENERAL STRUCTURE:



Whenever the event in sensitivity list occurs, statement is executed

System Verilog: D Flip-Flop





System Verilog: Resettable D Flip-Flop

Asynchronous reset



Synchronous reset

modu	le f	lopr	(input input input	logic logic logic	[3:0]	clk, reset, d,
			output	logic	[3:0]	q);
// al	<pre>// synchronous res always_ff @(posedg if (reset) q <= else q <=</pre>		set ge clk) 4'b0; d;)		

endmodule



Combinational Logic using always



This hardware could be described with **assign statements using fewer lines** of code, so it's better to use **assign** statements in this case.

Putting everything together – 7 seg decoder





	out6	00	01	11	10
	00	1	0	1	0
: in0	01	1	0	0	0
In1	11	0	1	0	0
	10	0	0	0	0

in[30]	out[6:0]	Digit	in[30]	out[6:0]	Digit
0000	1000000	0	1000	0000000	8
0001	1111001	1	1001	0010000	9
0010	0100100	2	1010	0001000	R
0011	0110000	3	1011	0000011	ь
0100	0011001	4	1100	1000110	Ε
0101	0010010	5	1101	0100001	d
0110	0000010	6	1110	0000110	ε
0111	1111000	7	1111	0001110	F

out6 = /in3*/in2*/in1 + in3*in2*/in1*/in0 + /in3*in2*in1*in0

out5 = /in3*/in2*in0 + /in3*/in2*in1 + /in3*in1*in0 + in3*in2*/in1*in0

out4 = /in3*in0 + /in3*in2*/in1 + in3*/in2*/in1*in0

out3 = /in3*in2*/in1*/in0 + /in3*/in2*/in1*in0 + in2*in1*in0 + /in2*in1*/in0

out2 = /in3*/in2*in1*/in0 + in3*in2*/in0 + in3*in2*in1

out1 = in3*in2*/in0 + /in3*in2*/in1*in0 + in3*in1*in0 + in2*in1*/in0

out0 = /in3*/in2*/in1*in0 + /in3*in2*/in1*/in0 + in3*in2*/in1*in0 + in3*/in2*in1*in0

Method 1: Schematic Entry Implementation



Method 2: Use primitive gates in Verilog



Method 3: Use continuous assignment in Verilog





Method 4: Power of behavoural abstraction

module hexto7seg (
<pre>output logic [6:0] out, // low-active</pre>	in[30]	out[6:0]	Digit				
input logic [3:0] in // 4-bit binar	0000	1000000	0				
always_comb	0001	1111001	1				
case (in) BEAUTIFUL !!!	0010	0100100	2				
4'h0: out = 7'b1000000; 4'h1: out = 7'b1111001: $// 0$	0011	0110000	3				
4'h2: out = 7'b0100100; //	0100	0011001	4				
4'h3: out = 7'b0110000; $//5$	0101	0010010	5				
4'h5: out = 7'b0010010; // 6	0110	0000010	6				
4'h6: out = 7'b0000010; //	0111	1111000	7				
4 h7: out = 7 b111000; 774 4'h8: out = 7'b0000000; 774	1000	0000000	8				
4'h9: out = 7'b0011000; // 3	1001	0010000	9				
4'ha: out = 7'b0001000; 4'hb: out = 7'b0000011;	1010	0001000	R				
4'hc: out = 7'b1000110;	1011	0000011	ь				
4'hd: out = 7'b0100001; 4'he: out = 7'b0000110; Direct mapping of truth	1100	1000110	C				
4'hf: out = 7'b0001110; table to case statement	1101	0100001	d				
<pre>default: out = 7'b0000000; // de1 • Close to specification,</pre>	1110	0000110	E				
endmodule not implementation	1111	0001110	F				

From SystemVerilog code to FPGA hardware



Power of SystemVerilog: Integer Arithmetic

Arithmetic operations make computation easy:



• Here is a 32-bit adder with carry-in and carry-out:



A larger example – 32-bit ALU in Verilog



The arithmetic modules



Top-level module – putting them together

• Given submodules:

module mux2to1 (i0, i1, sel, out); module mux3to1 (i0, i1, i2, sel, out); module add32 (i0, i1, sum); module sub32 (i0, i1, diff); module mul16 (i0, i1, prod);

module alu (

	input logic [31:0] a,	A[31:0] B[31:0]
	input logic [31:0] b,	alu
	input logic [2:0] f,	32'd1 32'd1
	;	
	<pre>logic [32:0] addmux_out, submux_out;</pre>	+ - * F[2:0]
	<pre>logic [32:0] add_out, sub_out, mul_out;</pre>	
	<pre>mux2to1 adder_mux (b, 32'd1, f[0], addmux_out);</pre>	00 01 10 F[2:1]
	<pre>mux2to1 sub_mux (b, 32'd1, f[0], submux_out);</pre>	I R[31:0]
	add32 our_adder(a, addmux_out, add_out);	
	<pre>sub32 out_sub (a, submux_out, sub_out);</pre>	
	mul16	
	<pre>mux3to1 output_mux(add_out, sub_out, mul_out, f[2:1], r);</pre>	
6	endmodule	